Leakage in Nanometer CMOS Technologies (Integrated Circuits and Systems)

by Siva G. Narendra

On This Page

Description

Scaling transistors into the nanometer regime has resulted in a dramatic increase in MOS leakage (i.e., off-state) current. Threshold voltages of transistors have scaled to maintain performance at reduced power supply voltages. Leakage current has become a major portion of the total power consumption, and in many scaled technologies leakage contributes 30-50% of the overall power consumption under nominal operating conditions. Leakage is important in a variety of different contexts. For show more example, in desktop applications, active leakage power (i.e., leakage power when the processor is computing) is becoming significant compared to switching power. In battery operated systems, standby leakage (i.e., leakage when the processor clock is turned off) dominates as energy is drawn over long idle periods. Increased transistor leakages not only impact the overall power consumed by a CMOS system, but also reduce the margins available for design due to the strong relationship between process variation and leakage power. It is essential for circuit and system designers to understand the components of leakage, sensitivity of leakage to different design parameters, and leakage mitigation techniques in nanometer technologies. This book provides an in-depth treatment of these issues for researchers and product designers. show less

Tags

Members

Recently Added By

Author Information

1 Work 6 Members

Classifications

Genres
Nonfiction, Technology
DDC/MDS
621.38412Applied science & technologyEngineeringApplied physicsElectronics & ComputersElectronics, communications engineeringRadar, RadioAmateur radio
LCC
TK7871.99 .M44 .N37TechnologyElectrical engineering. Electronics. Nuclear engineeringElectrical engineering. Electronics. NuclearElectronics
BISAC

Statistics

Members
6
Popularity
3,049,180
Languages
English
Media
Paper, Ebook
ISBNs
4